|
|||||
 |
|||||
 |
|||||
| EINDOS-IO144 FEATURES | |||||
 |
|||||
| Size: | 96x90x16mm | ||||
| Functions: | Up to 144 Digital I/O | ||||
| BUS: | 8/16 Bit | ||||
| Bus External: | PC/104 | ||||
| Performance | |||||
| First 96 I/O Lines: | |||||
| Each line can serve as input or an output. | |||||
| Readback capability on all output lines | |||||
| Programmable polarity event sense | |||||
|
|
 |
ASIC High Density I/O Chip | |||
|
The
EINDOS-IO144/96/48 is a highly versatile PC/104 module.
|
All I/O signals are TTL compatible | ||||
| First
96 lines of digital I/O using two16C48A or 16C49A ASIC chips. The chips
is unique in its ability to monitor 48 lines for both rising and falling
digital edge transitions, latch them, and then issue an interrupt to the
host processor. The application interrupt service routine can quickly
determine, through a series of interrupt identification registers, the
exact port(s) and bit(s) which have transitioned. The EINDOS-IO144/96/48
utilizes the ATMEL, ZIATECH or WinSystems' 16C48A or 16C49A ASIC
high density I/O chips (HDIO). the 96 I/O lines are capable of fully
latched event sensing with the sense polarity being software
programmable. Six 50- pin I/O connectors allow for easy mating with
industry standard I/O racks. Last 48 lines of digital I/O using two 82C55 chips. Each line can source 2.5mA in a logic 0 state and sink 2.5mA in a logic 1 state. I/O lines are unbuffered, i.e. there is a direct connection. between the 82C55 and the I/O header. Bit C0 of each 82C55 can be used to generate an interrupt on the PC bus.All digital I/O lines are connected to +5V through 10KW pull-up resistors |
Last 48 I/O Lines: | ||||
| All lines programmable for output in groups of 8 | |||||
| Two 82C55 chips | |||||
| All I/O signals are TTL compatible | |||||
| Each 82C55 can be used to generate an interrupt | |||||
| Compatible: | |||||
| Compatible with standard I/O racks from: | |||||
| Grayhill | |||||
| Opto-22 | |||||
| Analog Device | |||||
| Crouzet | |||||
| ...... | |||||
| +5V Volt only operation | |||||
| All digital I/O lines are connected to +5V through 10K Ohm pull-up resistors. | |||||
| 96 Lines fully latched event sensing with the sense polarity being software programmable | |||||
| Order Information: | Six 2.00mm Pitch 50- pin I/O connectors | ||||
| EINDOS-IO48: | 48 Digital I/O lines, One chip (16C48A or 16C49A) | ||||
| EINDOS-IO96: | 96 Digital I/O lines, Three chips (1x 16C48A/49A + 2x 82C55) | Operating Temp.: | -40C to +85C | ||
| EINDOS-IO144: | 144 Digital I/O lines, Four chips (2x 16C48A/49A + 2x 82C55) | Storage Temp. | -65C to +125C | ||
| EINDOS-IO144-LED-TEST: | EINDOS-IO144/96/48 Testing evaluation board | Relative Humidity: | 5% to 95% | ||
| Power: | +5V+/-5% @ 224mA | ||||